

Challenges in SiO₂/SiC Interface Engineering for SiC Power MOSFETs

T. Hosoi,^{1,2} T. Shimura,² H. Watanabe²

¹ School of Engineering, Kwansai Gakuin University, Sanda, Hyogo, Japan

² Graduate School of Engineering, Osaka University, Suita, Osaka, Japan

High on-resistance due to low channel mobility and threshold voltage instability due to charge trapping are major concerns of SiC-based power MOSFET, and both issues are deeply correlated with poor SiO₂/SiC interface property grown by thermal oxidation. One of the main causes of this severe interface degradation is residual carbon impurity remained near SiO₂/SiC interface. Although the most common technique to improve SiO₂/SiC interface quality is N incorporation into SiO₂/SiC interface by post-oxidation annealing in NO (NO-POA), the effect on mobility improvement is limited [1] and enhanced hole trapping is pointed out [2]. In this talk, we review the scheme of thermal oxidation and control of N atom profile to improve performance and reliability of SiC MOSFETs based on our recent results.

We demonstrated ultrahigh-temperature oxidation at low oxygen partial pressure to enhance C ejection from SiO₂/SiC interface during thermal oxidation [3]. Passive/active oxidation boundary for 4H-SiC(0001) surface was found to be at around 1600°C under 0.3% O₂/Ar ambient. As shown in Fig. 1(a), nearly ideal C-V curve can be obtained by ultrahigh-temperature oxidation, while large hysteresis and positive flatband voltage shift were observed for conventional oxidation. The field-effect mobility increased from 3 to about 10 cm²/Vs by performing ultrahigh-temperature oxidation (Fig. 1(b)). The reduction in C-related defects was confirmed by electron-spin-resonance (ESR) spectroscopy [4]. We also found that SiC can be oxidized to form SiO₂ under CO₂ ambient at ultrahigh temperatures [5]. Furthermore, a combination of NO-POA and subsequent CO₂ annealing at moderate temperature is effective in obtaining high-channel mobility and stable threshold voltage thanks to the selective removal of N atoms on SiO₂ side at SiO₂/SiC interface and compensation of oxygen vacancies [6].




Figure 1 (a) C-V characteristics of MOS capacitors and (b) field-effect mobilities of MOSFETs with conventional thermal oxidation (1200-1300°C) and ultrahigh-temperature oxidation (1600°C) under low O₂ partial pressure [3].

- [1] T. Hatakeyama *et al.*, Appl. Phys. Express **10**, 046601 (2017).
- [2] J. Rozen *et al.*, J. Appl. Phys. **103**, 124513 (2008).
- [3] T. Hosoi *et al.*, Appl. Phys. Express **11**, 091301 (2018).
- [4] T. Umeda *et al.*, J. Appl. Phys. **127**, 145301 (2020).
- [5] T. Hosoi *et al.*, Appl. Phys. Express **14**, 101001 (2021).
- [6] T. Hosoi *et al.*, Appl. Phys. Express **15**, 061003 (2022).

⁺ Author for correspondence: hosoi.takuji@kwansai.ac.jp